

Fig. 1




Fig. 2




Fig. 3A




Fig. 3B

329 ↳




Fig. 3C




Fig. 3D

44

361

362




Fig. 4A




Fig. 4B

CODEGEN 16.0

```

ENTITY FXUCHK IS
  PORT( S_IN      : IN std_ulogic;
        Q_IN      : IN std_ulogic;
        R_IN      : IN std_ulogic;
        clock     : IN std_ulogic;
        fails     : OUT std_ulogic_vector(0 to 1);
        counts    : OUT std_ulogic_vector(0 to 2);
        harvests  : OUT std_ulogic_vector(0 to 1);
  );

```

450 } 450

```

452 { -!! BEGIN
      -!! Design Entity: FXU;

```

453 { -!! Inputs
 -!! S_IN => B.C.S;
 -!! Q_IN => A.Q;
 -!! R_IN => R;
 -!! CLOCK => clock;
 -!! End Inputs

454 { -!! Fail Outputs;
 -!! 0 : "Fail message for failure event 0";
 -!! 1 : "Fail message for failure event 1";
 -!! End Fail Outputs;

455 { -!! Count Outputs;
 -!! 0 : <event0> clock;
 -!! 1 : <event1> clock;
 -!! 2 : <event2> clock;
 -!! End Count Outputs;

456 { -!! Harvest Outputs;
 -!! 0 : "Message for harvest event 0";
 -!! 1 : "Message for harvest event 1";
 -!! End Harvest Outputs;

457 { -!! End;

440 } 451 } 440

```

ARCHITECTURE example of FXUCHK IS
BEGIN
  ... HDL code for entity body section ...

```

458 } 458

```

END;

```

Fig. 4C





Fig. 4D

Fig. 4E






Fig. 5A




Fig. 5B





Fig. 6A




Fig. 6B




Fig. 7




FIG. 8

(Prior Ant)

entity Fsm: Fsm

850




FIG. 8A
(Prior Art)

entity fsm IS

PORT (

.... ports for entity fsm....

);

ARCHITECTURE fsm of fsm IS

BEGIN

.... HDL code for fsm and rest of the entity...

fsm-state(0 to 2) <= ... signal s01 ...

853 {

--!! Embedded fsm : examplefsm;

859 {

--!! clock : (fsm_clock);

854 {

--!! state-vector : (fsm-state(0 to 2));

855 {

--!! states : (s0, s1, s2, s3, s4);

856 {

--!! state-encoding : ('000', '001', '010', '011', '100');

857 {

--!! arcs : (s0 => s0, s0 => s1, s0 => s2,

s1 => s2, s1 => s3, s2 => s2,

858 {

s2 => s3, s3 => s4, s4 => s0);

--!! end fsm;

} 852

86

END;

FIG. 8B

entity FSM:FSM

850




FIG. 9

TOP:TOP

X:XL

X:XL

Y:Y

Y:Y

B3:83

1012a

B1:81

5 1016a

B2:82

5 1018a

B3:83

1012b

B1:81

5 1016b

B2:82

5 1018b

B1:81

5 1016c

B2:82

5 1018c

B4:84




5 1022

5 1020

5 1000


FIG. 10A

1030 ↴ 1032 ↴ 1034 ↴ 1036 ↴
 ↴ instantiation identifier . < instrumentation entity name > . < design entity name > . < event name >




11203

c:c



top:01

A:A
1102

1100

— FIG. 114

--!! inputs

```

--!! event_1108_in <= C.[B2.count.event_1108]; 31161
--!! event_1124_in <= A.B.[B1.count.event_1124]; 31162
--!! end inputs 1164

```

```

--!! inputs
--!! event_1108_in <= C.[B2.count.event_1108]; 31163
--!! event_1124_in <= A.B.[B1.count.event_1124]; 31165
--!! end inputs 1166

```

FIG. 118

--!! inputs

```

--!! event_1108_in <= C.[count.event_1108]; 31171
--!! event_1124_in <= B.[count.event_1124]; 31172
--!! end inputs

```

FIG. 11C




FIG. 12.4

Entity X IS

PORT (;
);
);

ARCHITECTURE example OF X IS

BEGIN

;

...HDL CODE for X...
;

;

Y; Y

PORT MAP (;
);

}

1221

122

A <= ...
B <= ...
C <= ...

}

1222

--!! [count, countnameφ, clock] <= Y. P; } 1230
--!! Q <= Y. [β1. count . count1] AND A; } 1232
--!! [fail, failnameφ, "fail msg"] <= Q XOR B; } 1234
--!! [harvest, harvestnameφ, "harvest msg"] <= B AND C; } 1236

END

FIG. 12B





FIG. 13A



ENTITY ORV IS

PORT (R_IN : IN std-logic-vector(0..4); } 1364

 :;
 -- other parts as required. --

 R_OV : OUT std-logic-vector(0..4); } 1362
 RT : OUT std-logic

-- !! BEGIN

-- !! Design Entity: Foo; } 1360

-- !! inputs (total)
 -- !! R_IN => R(0..4); } 1360

 : other parts as needed

-- !! END INPUTS

-- !! OUTPUTS } 1361

-- !! <R_overide> : R_OV(0..4) => R(0..4) [RT]; } 1351

-- !! END OUTPUTS

-- !! END

ARCHITECTURE example of ORV FS

BEGIN

 ... HDL code for entity body section. . . . } 1368

END

FIG. 13C

ENTITY FOO IS

PORT (j)

Architecture example of Foo IS

~~BEGIN~~

三

1381

-!! R IN \Leftarrow R S

1382

1760


R. Ov (0 to 4) C


383

RT \subseteq ...; [Override, R OVERRIDE, R(0..4), RT] \in R.OV(0..4);

३८५

F16.13D





ENTITY DET IS

PORT (A : IN STD-LOGIC;
B : IN STD-LOGIC-VECTOR(0 TO 5);
C : IN STD-LOGIC;
D : IN STD-LOGIC;
)

EVENT-X : OUT STD-LOGIC-VECTOR(0 TO 2);
X-HERE : OUT STD-LOGIC;

);

-- !! BEGIN

-- !! Design Entity : LM;

-- !! INPUTS

-- !! A \Rightarrow A_i

-- !! B \Rightarrow P, Q, B_j

-- !! C \Rightarrow P, C_j

-- !! D \Rightarrow D_j

-- !! END INPUTS

-- !! DETECTIONS

-- !! <event-x> : event-x(0 to 2) [x-here]

-- !! END DETECTIONS

-- !! END

ARCHITECTURE example OF DET IS

BEGIN

... HDL code ...

END;

FIG. 142